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T
HE semiconductor industry is a key element of all modern economies, contributing either directly via manufacturing of computer chips or indirectly through manufacturing of high-tech goods and the support of services. However, this value comes at a cost. Semiconductor wafer fabrication is arguably the most complex of all manufacturing processes and a state-of-the-art wafer fabrication facility can cost on the order of US $5 billion. Such facilities are highly automated and there is a need to extend the concept of automation to encompass advanced decision technologies (such as Operations Research, Artificial Intelligence, and Queueing Theory)-full automation requires the careful consideration of all decisions in such facilities. While numerous efforts have been made over the years to address issues such as production control and more recently supply chain management, there are compelling opportunities in the area of equipment automation. As stated in [1] , "the drivers of the next-generation factories [depend] most strongly on production equipment configurations and the supporting automation system capabilities." This is in part due to the anticipated transition from 300 to 450 mm diameter wafers, which presents an opportunity to reconsider existing equipment designs and operations. In addition, the careful scientific consideration of the decisions made inside the automated equipment is a relatively new area with much potential and remaining work. Further, there continues to be a wealth of opportunities to improve existing operations. Informed by an ocean of data being collected from the automation systems, new concepts for automated metrology and modeling are also arising. As such, equipment and operations automation promises to lead the revolution toward the next-generation factories; it is the theme of this Special Section of the IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING.
From over 30 high-quality papers submitted to the Special Section on Equipment and Operations Automation in the Semiconductor Industry, ten papers by leading researchers and practitioners were selected for publication. They are original, visionary, and practically relevant papers that we hope will be of considerable value to and guide the focus of the academic and practitioner communities in the future. There are three foci, all with a specific emphasis on semiconductor manufacturing automation: equipment automation, operations automation, and modeling.
Cluster tools are increasingly common in semiconductor wafer fabrication and consist of a collection of process modules Digital Object Identifier 10.1109/TASE.2010.2078870 housed in a single chassis. Wafers are moved from one process module to another via wafer transport robots. The linked photolithography scanner-by far the most expensive tool in a fab-may be considered as a connection of cluster tools, or a multicluster tool. The key facet of equipment automation considered for this Special Section is how wafers are moved from process to process within such tools. These decisions dictate the throughput of the tool and are essential for efficient operation. Throughput optimization is a burgeoning field [2] with the potential to change the way equipment is operated; it is especially important as the cost of wafer production equipment and wafer fabricators continues to escalate. In particular, questions on the efficacy of emerging design concepts must be addressed. Chan et al. develops optimal schedules for multicluster tools consisting of two clusters. In a second work, Chan et al. extend their results to multicluster tools with tree-like topologies. Such configurations have the potential to be of increasing importance in manufacturing. In an effort to deduce the throughput implications of internal wafer buffers, Geismar et al. study dual-gripper cluster tools. They also assess the practical value of internal buffers based on work with a U.S. equipment manufacturer. In the fourth paper focusing on equipment automation, Wu et al. employ Petri net methods to address the challenging problem of scheduling cluster tools with reentrant process flows.
The automation of semiconductor manufacturing operations is ever more important as the industry evolves toward greater productivity and new fabricator designs. To wit, the International Semiconductor Manufacturing Initiative's (ISMI) NextGeneration Factory (NGF) program targets a "30% cost reduction and 50% cycle time improvement by 2012" [3] . To address what is arguably the most important metric in semiconductor wafer fabrication, Blue and Chen propose a new method to automatically identify systematic spatial variations on wafers in an effort to improve yield. Such new methods have the potential to remake the approaches used in the industry. From the industry perspective, Said et al. discuss automated methods for the detection and classification of solder joints in processor sockets on motherboards. This contribution represents real industry implementation of automation methods and science that significantly improves existing capabilities.
While modeling of semiconductor operations is a traditional field, it remains of vital importance. The papers selected provide new directions and insights in this area. Morrison develops theory for multiclass flow lines and demonstrates how they may be used to model linked photolithography scanners. The in-1545-5955/$26.00 © 2010 IEEE tent is to provide substantially more expressive yet computationally tractable models for use in fabricator simulation. Wu et al. develop a new approximation for the mean cycle time in batch tools; such tools are common in semiconductor fabricators. The approach corrects for errors made by common decomposition techniques and promises to improve batch tool queueing models. Neural network models for cycle time in a fabricator are developed by Kuo et al. Their approach addresses issues associated with queueing models and has been implemented at an integrated device manufacturer in Taiwan. The last paper of the Special Section is a short paper by Leachman and Ding. They develop a model relating cycle time and excursion yield loss.
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